We’re now arguing about transistor dimensions at the scale of a few silicon bonds.
That changes the engineering conversation.
A silicon-silicon bond is roughly 0.22–0.24 nm.
TSMC’s A14 generation is a 1.4-nm-class node targeted for volume production in 2028.
No, that does not mean any transistor feature literally measures 1.4 nm.
That distinction matters.
But the scale tells you what the semiconductor industry is fighting now:
Physics.
As dimensions collapse:
quantum tunneling becomes harder to suppress
electrostatic control becomes harder
leakage becomes harder to manage
power-density tradeoffs get uglier
each incremental shrink costs more engineering effort
The industry has already responded with:
high-k / metal gate
FinFETs
gate-all-around nanosheets
increasingly sophisticated process integration
And transistor scaling is still producing real gains.
TSMC says A14 should deliver more than 20% higher logic density versus N2.
So Moore’s Law is not simply “dead.”
But here’s the part that matters for hardware teams:
The transistor is no longer carrying the entire scaling burden.
Increasingly, system performance has to come from the layers around it:
chiplets
HBM
2.5D / 3D integration
advanced substrates
high-density interconnect
power delivery
thermal management
That means semiconductor scaling is becoming a system integration problem, not just a lithography problem.
And that changes who has leverage.
The packaging engineer matters more.
The substrate supplier matters more.
The PCB stackup matters more.
The interconnect budget matters more.
If you’re designing next-generation hardware, watching node names alone won’t tell you where your next bottleneck is coming from.
I broke down the transistor-to-package shift in the full article, including A14, CoWoS, UCIe, chiplets, HBM, substrate routing, and why advanced packaging comes with its own yield penalties.
For teams working through these constraints, the free Advanced Packaging & High-Speed Interconnect Checklist can be used as a practical review tool before stackup, substrate, and architecture decisions get expensive.
Blog: [silicontosoftware.com/moores-law-adv…]
That changes the engineering conversation.
A silicon-silicon bond is roughly 0.22–0.24 nm.
TSMC’s A14 generation is a 1.4-nm-class node targeted for volume production in 2028.
No, that does not mean any transistor feature literally measures 1.4 nm.
That distinction matters.
But the scale tells you what the semiconductor industry is fighting now:
Physics.
As dimensions collapse:
quantum tunneling becomes harder to suppress
electrostatic control becomes harder
leakage becomes harder to manage
power-density tradeoffs get uglier
each incremental shrink costs more engineering effort
The industry has already responded with:
high-k / metal gate
FinFETs
gate-all-around nanosheets
increasingly sophisticated process integration
And transistor scaling is still producing real gains.
TSMC says A14 should deliver more than 20% higher logic density versus N2.
So Moore’s Law is not simply “dead.”
But here’s the part that matters for hardware teams:
The transistor is no longer carrying the entire scaling burden.
Increasingly, system performance has to come from the layers around it:
chiplets
HBM
2.5D / 3D integration
advanced substrates
high-density interconnect
power delivery
thermal management
That means semiconductor scaling is becoming a system integration problem, not just a lithography problem.
And that changes who has leverage.
The packaging engineer matters more.
The substrate supplier matters more.
The PCB stackup matters more.
The interconnect budget matters more.
If you’re designing next-generation hardware, watching node names alone won’t tell you where your next bottleneck is coming from.
I broke down the transistor-to-package shift in the full article, including A14, CoWoS, UCIe, chiplets, HBM, substrate routing, and why advanced packaging comes with its own yield penalties.
For teams working through these constraints, the free Advanced Packaging & High-Speed Interconnect Checklist can be used as a practical review tool before stackup, substrate, and architecture decisions get expensive.
Blog: [silicontosoftware.com/moores-law-adv…]
Sep 9, 2026 · 10:00 PM UTC
0
0
0
118