One design, two foundries — only part of it travels.
Architecture & RTL carry over. PDKs, cells, SRAM, hard IP, timing closure & masks get rebuilt per process.
And the weaker variant can set the common performance ceiling.
silicontosoftware.com/tesla-ai5-chip…
#ChipDesign #Semiconductors #TeslaAI5
Architecture & RTL carry over. PDKs, cells, SRAM, hard IP, timing closure & masks get rebuilt per process.
And the weaker variant can set the common performance ceiling.
silicontosoftware.com/tesla-ai5-chip…
#ChipDesign #Semiconductors #TeslaAI5
0
0
0
17
Delighted to see Minister @KanishkaNarayan highlight the £18M UK Advanced Chip Design Academy. 🇬🇧
Immensely proud to lead this @EdinburghUni!
#Semiconductors #AIHardware #ChipDesign #Edinburgh #DeepTech #UKTech #Innovation @ColSciEng @EPSRC @IMNS_UoE @SchoolOfEng_UoE
Immensely proud to lead this @EdinburghUni!
#Semiconductors #AIHardware #ChipDesign #Edinburgh #DeepTech #UKTech #Innovation @ColSciEng @EPSRC @IMNS_UoE @SchoolOfEng_UoE
4/7 Our national security depends on having more control over the technologies we rely on.
We're backing new AI chip design capability in Edinburgh and investing £18m in a UK Advanced Chip Design Academy, to strengthen British expertise and reduce overseas dependencies.
This is another stage of execution on our AI hardware plans to reindustrialise Britain.
1
0
5
177
"Scientific knowledge grows endlessly." — Satyendra Nath Bose
We bring that same relentless curiosity to every chip we design.
Apply -> semifront.com/apply-form
#Semiconductors #VLSI #ChipDesign #Hiring #Semifront
We bring that same relentless curiosity to every chip we design.
Apply -> semifront.com/apply-form
#Semiconductors #VLSI #ChipDesign #Hiring #Semifront
0
0
0
6
#Arm's Ami Badani cites the $2 nominal damages #award as validation, while #chipdesign experts point to #openarchitectures such as #RISC_V as the long-term alternative for #AI workload flexibility. #Qualcomm #ArmQualcomm #verdict #customsilicon eetimes.com/arm-comments-o…
0
0
3
667
🚀 NeuroFusion Processor 🧠⚡
Exploring a next-generation AI chip concept combining CPU, NPU, GPU, vision processing, unified memory, and a 4×4 Network-on-Chip.
The journey: Learn → Simulate → Validate.
CONCEPT ONLY — LEARNING PROJECT
@nvidia
#AI #Semiconductors #ChipDesign
Exploring a next-generation AI chip concept combining CPU, NPU, GPU, vision processing, unified memory, and a 4×4 Network-on-Chip.
The journey: Learn → Simulate → Validate.
CONCEPT ONLY — LEARNING PROJECT
@nvidia
#AI #Semiconductors #ChipDesign
1
0
1
80
Rambus just deployed ChipAgents across its chip design flow — and took equity.
If its internal QoR numbers hold, we expect wider agentic adoption through 2027.
@650Group @rambusinc 650group.com/blog/rambus-ch… #AI #ChipDesign
If its internal QoR numbers hold, we expect wider agentic adoption through 2027.
@650Group @rambusinc 650group.com/blog/rambus-ch… #AI #ChipDesign
0
0
0
36
🚀 We're Hiring: RTL Design & Verification Engineers at Semifront! Join us in pushing the semiconductor frontiers. Apply → semifront.com/apply-form #Hiring #VLSI #ChipDesign #Semiconductors #Semifront
0
0
0
8
⚡ Introducing the first Open DRAM Model!
A TCAD-calibrated open framework addressing 4F² VCT DRAM scaling, array parasitics & BL coupling for AI systems.
👥 Kiseok Lee et al.
🔗 IEEE Xplore: ieeexplore.ieee.org/document/11569…
#IEEESSCS #DRAM #ChipDesign
A TCAD-calibrated open framework addressing 4F² VCT DRAM scaling, array parasitics & BL coupling for AI systems.
👥 Kiseok Lee et al.
🔗 IEEE Xplore: ieeexplore.ieee.org/document/11569…
#IEEESSCS #DRAM #ChipDesign
0
2
18
670
Socionext Expands Agentic AI to Advanced, Large-Scale SoC Physical Design
Cadence® InnoStack™ AI Super Agent to support Socionext’s AI-driven physical design for large-scale 3nm SoCs socionextus.com/pressreleases/… #3nm #EDA #ChipDesign
Cadence® InnoStack™ AI Super Agent to support Socionext’s AI-driven physical design for large-scale 3nm SoCs socionextus.com/pressreleases/… #3nm #EDA #ChipDesign
0
0
0
68
Great engineering starts with curious minds. 🧠
At Semifront, curiosity designs the future of chips — innovate with purpose, deliver excellence.
Apply → semifront.com/apply-form
#Semiconductors #VLSI #ChipDesign #Hiring #Semifront
At Semifront, curiosity designs the future of chips — innovate with purpose, deliver excellence.
Apply → semifront.com/apply-form
#Semiconductors #VLSI #ChipDesign #Hiring #Semifront
0
0
0
4
Beyond the classroom, into chip design!
Nisaba Micheal, an Electrical Engineering student at @Makerere University, shares his experience in the semiconductor training programme by @Lweraelectrics & Semiconductors Ltd in partnership with @Chipmango
#ChipDesign #Semiconductors
Nisaba Micheal, an Electrical Engineering student at @Makerere University, shares his experience in the semiconductor training programme by @Lweraelectrics & Semiconductors Ltd in partnership with @Chipmango
#ChipDesign #Semiconductors
0
0
2
32
AI is moving deeper into chip design. Synopsys and OpenAI are bringing agentic AI into IC design workflows, opening new possibilities for faster optimization, verification & development. Read more from @eetimes: eetimes.com/gpt-synopsys-c…
#Semiconductors #AI #ChipDesign
#Semiconductors #AI #ChipDesign
0
0
0
21
SolarEddie retweeted
Special Report: Why Physical AI Is So Hard To Engineer
semiengineering.com/why-physical-a…
#physicalAI #sensors #chipdesign
semiengineering.com/why-physical-a…
#physicalAI #sensors #chipdesign
1
2
4
677
Ahmad Seasoned retweeted
Special Report: Why Physical AI Is So Hard To Engineer
semiengineering.com/why-physical-a…
#physicalAI #sensors #chipdesign
semiengineering.com/why-physical-a…
#physicalAI #sensors #chipdesign
1
2
4
677
Synopsys CEO Sassine Ghazi talks about AI agents, the limits of autonomous engineering, digital twins, and the challenges facing 3D-ICs.
semiengineering.com/how-close-are-…
#semiEDA #chipdesign #AgenticAI @Synopsys
#autonomouschipdesign #3DIC
semiengineering.com/how-close-are-…
#semiEDA #chipdesign #AgenticAI @Synopsys
#autonomouschipdesign #3DIC
3
4
6
1,027
Special Report: Why Physical AI Is So Hard To Engineer
semiengineering.com/why-physical-a…
#physicalAI #sensors #chipdesign
semiengineering.com/why-physical-a…
#physicalAI #sensors #chipdesign
1
2
4
677
This year’s #Nobel prizes explained large systems through their smallest parts. What can #chipdesign learn from them, and can #AI help us design in the other direction too? #semiconductors #Nobel2026 eetimes.com/from-macro-to-…
1
0
0
526
NUST's Military College of Signals says Google gave a $5,000 grant to fabricate an ASIC for real-time super resolution, upscaling low-quality video. The page gives no specs or test results. #AI #ChipDesign
techstorycorner.com/2026/10/19/nus…
techstorycorner.com/2026/10/19/nus…
0
0
1
18
Modern chip development is complex. Discover how specification automation streamlines RTL design, verification, software, and SoC validation from a single golden specification.
Read Blog: agnisys.com/blog/mastering…
#SemiEDA #ChipDesign #Semiconductors
Read Blog: agnisys.com/blog/mastering…
#SemiEDA #ChipDesign #Semiconductors
0
0
1
27
Malaysia isn't just building chips anymore — it's designing them
Six locally designed chips targeting AI, automotive, satellites, and drones mark Malaysia's push to move up the semiconductor value chain after 50+ years stuck in assembly and
#Malaysia #Semiconductors #ChipDesign
Six locally designed chips targeting AI, automotive, satellites, and drones mark Malaysia's push to move up the semiconductor value chain after 50+ years stuck in assembly and
#Malaysia #Semiconductors #ChipDesign
1
0
0
516